How to calculate CPU utilisation
|
2004-08-02 |
| Is your chip fast enough? Is it too fast? Systems engineers might be paying for more chip than they need, or they may be dangerously close to over-taxing their current processor. Take the guesswork out of measuring processor utilisation levels. |
|
Maximise system performance with slack scheduling
|
2009-10-05 |
| By giving software designers the capability to factor timing computations into slack scheduling and/or the high criticality fixed budget timeline, Deos also allows creative use of CPU time to maximise system performance without risk |
|
Multi-threaded design tackles SoC performance bottlenecks (1)
|
2006-12-22 |
| Multi-threading processor core tackles both the CPU efficiency and the bus latency bottlenecks in driver-assistance/vision/navigation system SoC design |
|
Curb security breach in embedded systems
|
2005-09-01 |
| Well-protected embedded systems must have security measures designed-in from the outset, starting with processor or CPU core specification |
|
Use pipelining in multi-core LabView
|
2008-11-19 |
| Here's how to use pipelining to speed up inherently serial tasks when running LabView on a multi-core CPU |
|
Embedded x86: Protected mode
|
1998-04-04 |
| The x86 architecture is spilling over into embedded systems environments. This article begins a series designed to help you on you way toward implementing an embedded x86-based system. |
|
Use an MCU's low-power modes in foreground/background
|
2007-10-04 |
| The proper use of an embedded MCU's low-power/sleep modes is critical to a design's success. |
|
Reduce development costs through software partitioning
|
2006-07-10 |
| This article guarantees resources while simplifying verification. |
|
Considerations in memory system design
|
2009-04-16 |
| Read about the the latest technologies and techniques to fit more memory onto smaller motherboards. |
|
Optimising for cache performance (1)
|
2006-07-04 |
| Learn how caches work and what causes cache misses. |
|
| SuperHyway provides SoC backbone
|
2000-12-01 |
| Recent technology improvements have made it cost-effective to integrate components previously connected on a PCB onto a single piece of silicon. These so-called system-on-a-chip (SoC) devices generally comprise most of the blocks commonly found on a computer motherboard plus some application-specific intellectual property (IP). This means design issues that were formerly the province of systems designers are now within the realm of the chip architect. As a result, interconnection schemes common at the system and network level, such as packet switching, must now be considered at the SoC level. |
|
| Grasping Android's IPC mechanism
|
2009-06-17 |
| Know the IPC mechanism used by Android to communicate between the main processor and the other processor cores. |
|
| Evolution of portable gaming, Part 1
|
2009-03-02 |
| Here's a timeline illustrating how far the portable gaming industry has advanced in 20-odd years. |
|
Understanding the common tools for Linux-based systems (Part 2)
|
2009-11-16 |
| Developers who want to use the Linux OS are presented with a dilemma. Here's the second installment of a two-part article on the available tools for performance analysis on Intel architecture and Linux. |
|
| OCP's role in multi-core designs
|
2008-11-19 |
| Learn about the Open Core Protocol that is expected to address today's multi-core problems. |
|