Home | Login | Register Now   [Sep 04,2010]
Global Sources
Embedded Design India

For Registered Users

Embedded Design India Home / For Registered Users

Achieving timing closure in basic (PMA direct) functional mode


This application note describes two methods to achieve timing closure for designs that use transceivers in Basic (PMA Direct) mode at higher data rates for Altera's Stratix IV GX or Stratix IV GT FPGAs.

Please login or register with us to view this article>>

If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:
 
Go to top